A simple mismatch-shaping scheme is proposed for a two-capacitor DAC. Unlike in other mismatchshaping systems, the shaped error is generated by direct ltering of a well-de ned bounded signal, which can be generated as white noise. The operation is closely related t o a s p eci c digital interpolation lter, but arbitrary properties of the overall interpolation characteristic can be assured.
1: Introduction
High-performance digital-to-analog converters DACs are required for a variety of portable applications, e.g. audio equipment. The signal-to-noise-and-distortion ratio SNDR is often required to be as large as 90 100dB; a level of performance which cannot be obtained by brute-force implementation of DACs which rely on accurate matching of electrical parameters.
Error-shaping DACs have become popular, because they facilitate inherently-linear D A conversion despite the mismatch of electrical parameters. In this way, expensive laser trimming and elaborate background-calibration techniques can be avoided.
Portable equipment requires the power consumption be low, which con icts somewhat with singlebit delta-sigma DACs' requirement for high-performance switched-capacitor SC lters 1 2 . Fig. 1 shows the implementation of a DAC system, with special emphasis on the analog reconstruction lter. The key points include the following two:
1. The opamp's output is controlled by passive c harge sharing between C 1 and C f , and it need drive only the load posed by the low-pass lter. Thus, the opamp can be designed to have a much l o wer power consumption than if it would have to recharge C f in every sample cf. 2 . 2. The opamp's output is evaluated as a continuous-time CT signal, and hence the SC stage performs the DAC's discrete-time to continuous-time DT CT conversion. This implies that the opamp's input-referred noise is not subject to aliasing, but also that the stage is sensitive to clock jitter 3 . To a void clock-jitter-induced limitations, and to facilitate linear DT CT conversion, it is imperative that the DAC provides a multi-level output signal yn 3 . Instead of as usual employing a delta-sigma modulator, a switched-capacitor lter 4 and or a unit-element mismatch-shaping DAC 5 , this paper will consider the simplest possible option, which i s t o use only the capacitor C 1 , a v oltage reference V ref , and a few switches to implement a pseudo-passive D AC 6 . The very low p o wer consumption, low circuit complexity, and full compatibility with CMOS technology are among the many advantages associated with this approach. The achievable bandwidth is relatively low, but it is wide enough for audio applications, and by employing a few circuit tricks, it may extend into the low MHz range. 2: Pseudo-passive two-capacitor DAC Suarez et al. 6 proposed the very economical DAC shown in Fig. 2 , where the clock phases 1 and 2 are the same as in Fig. 1 , and where C 1 is separated into C 11 and C 12 of the same nominal value. It functions by rst discharging the two capacitors, followed by a sequence of N cycles k 2 f 1; 2; : : : ; N g, where N is the resolution of xn, in which C 11 is rst in clock phases 1 c harged to 0 or V ref according to xn; k the kth bit of xn where after in clock phases 2 C 11 and C 12 are connected in parallel to facilitate charge sharing.
The bit signal xn; k operates at the fast clock frequency f a , and it takes N + 1 cycles to D A convert a sample xn. Thus, the sampling frequency with respect to n is f s n = f a =N + 1. As for most DACs, its linearity depends on the matching of electrical parameters in this case the matching of C 11 and C 12 . After an initial analysis, some techniques to improve the linearity will be discussed. whereas the second term represents the error caused by capacitor mismatch. For all practical purposes, it is su cient to consider only the rst-order errors i.e. the terms that have a coe cient p , where p 2, may be neglected, and hence vn; k , 1 can be approximated by Notice that the sum in Eqn. 5 is a function of only xn; k, i.e. the error signal can be considered to be of the form en = V ref F xn; k . By combining Eqn. 3 and 5, it follows that the total harmonic distortion THD in principle can be calculated analytically except for the unknown parameter , to which the THD is proportional. Because an analytical expression will not provide any v aluable insight, the THD performance was evaluated only on the basis of simulation. It was found that, for a full-scale sinusoid input, the THD is approximately ,5 + 2 0 l o g 10 dB. Unfortunately, e v en when using the best known layout techniques, cannot be made much smaller than 0.1, corresponding to only about 11-bit linearity.
2.2: Charge injection and clock feedthrough
An important feature of the two-capacitor DAC is that symmetry makes it insensitive to clock feedthrough and charge injection charge errors.
Consider rst the behavior in clock phases a , where capacitor C 11 is charged to either 0 or V ref . Indeed, when the switch controlled by a is opened, charge errors will cause a change in the voltage stored on C 11 . The charge error will in general be a nonlinear function of the switch's potential, but because the capacitor is charged to one of only two values, the charge error can be modeled as a linear error. In other words, although C 11 may not be charged to exactly 0 V ref , it will be be charged to one of two time-invariant v alues, and hence the error can be modeled as an o set and a gain error. Now consider the behavior in clock phases b , where the charge on capacitors C 11 and C 12 is shared. Considering that the top plates of the two capacitors constitute an electrically isolated system, it follows that the charge which is trapped in the conductive switch's channel must originate from within the isolated system i.e. from the capacitors' top plates. When the switch is turned o , the channel charge will nd its way back to the capacitors. The decisive point is that providing good electrical symmetry equal amounts of charge will ow to the two capacitors, and hence the total charge will be shared equally despite charge injection. Notice that it is important to assure good symmetry of the layout, and not to turn the switch o too abruptly to prevent charge be pumped into the substrate a nonlinear e ect. Using a similar argumentation, it can be shown that the charge-sharing operation also is insensitive to clock feedthrough.
3: Compensative switching
Compensative switching schemes can be used to improve the DAC's linearity. The fundamental idea, proposed in 7 , is that C 11 and C 12 can be interchanged at any time when the two capacitors are connected in parallel cf. Fig. 2 . In the following, tn; k = 1 will denote that C 11 is charged in the kth clock phase a of the nth sample, whereas tn; k = ,1 denotes that C 12 is charged instead i.e. that the capacitors are interchanged. The error signal en can then be represented in the form cf. 3.1: Error-canceling switching In 9 , it is shown that it is not possible to choose tn; k such that en = 0 for all xn, but by performing two D A conversions and adding the results in the analog domain, it is actually possible to cancel the error en. The method proposed in 9 requires the use of complex digital circuitry, but fortunately the same performance can be obtained using a much simpler technique.
By identifying that the polarity o f en can be alternated simply by i n verting tn; k for all k, it follows that an ideal D A conversion yn = V ref xn can be obtained by D A converting xn twice with opposite but arbitrary values of tn; k and adding the two resulting voltages. A passive technique can be used to implement the summation. After each of the two conversions, C 11 + C 12 is connected in parallel with one of two previously discharged capacitors say C 31 and C 32 of the same nominal value. By afterwards connecting C 31 and C 32 in parallel, the resultant v oltage will to a rst-order approximation be proportional to V ref xn, and hence C 31 + C 32 can be used in the place of C 1 in Fig. 1 .
Although this technique is both useful and simple, it should be understood that it also has some disadvantages. Besides the requirement for extra hardware the capacitors C 31 and C 32 , the frequency of the fast clock f a must be doubled, and hence the bandwidth power ratio will be cut in half. Also, the thermal-noise characteristics are degraded, which requires the use of larger capacitors, whereby the power consumption is further increased.
3.2: Mismatch-shaping switching
Now referring to Fig. 1 , it should be understood that yn m ust be somewhat oversampled i.e. the sampling frequency f s must be a factor of OSR higher than twice the maximum signal-band frequency f b no matter how the DAC is implemented. This is a requirement, because it is di cult to implement a CT analog low-pass lter which e ciently can suppress the signal band's spectral replica images, unless the OSR is at least in the order of 10 30. In fact, to minimize the power consumption, the CT low-pass lter should be as simple as possible, and preferably implemented as a passive circuit or on the basis of the same opamp.
Considering that en will represent only very little power typically less than ,60 dBFS, it may be understood that it is not necessary to actually cancel it, as long as it can be assured that it does not corrupt the signal-band performance. Indeed, it is possible to convert each sample xn only once i.e. using only as many clock cycles as the resolution of xn, by c hoosing tn; k such that en has only very little power in the signal-band. This very general and fairly simple approach was suggested in 8 , where it was shown that en can be made negligible even if the OSR is as low as 10. Because the DAC system requires at least this degree of oversampling to simplify the analog reconstruction lter, it follows that mismatch-shaping DACs in general are preferable compared to error-canceling DACs, because the fast clock f a which is proportional to the power consumption will be reduced by a factor of two.
The following will show that the mismatch-shaping property can be obtained using a technique which is even simpler than that proposed in 8 . The advantages include a simpli cation of the layout, and a reduction in the power consumption. The concept relies on the integration of the DAC with the digital interpolation lter, and typically also with the analog reconstruction lter.
3.2.1: First-order mismatch-shaping switching
The digital interpolation lter will in general be implemented as a cascade of lter stages cf. Fig. 3 . The requirements to the rst lter stage are typically rather strict narrow transition band and e cient suppression of the rst spectral replica image, whereas the following stages may b e simpler. In the following, it will be assumed that the last stage is implemented as a simple zero-order holding lter, which increases the sampling frequency by repeating the same sample. 
Figure 3. Typical implementation of an interpolation filter
Assuming that the last stage of the interpolation lter is a frequency-doubling zero-order holding lter, it follows that xn will be a sequence of pairs, i.e. The signal e n can be considered to be generated by the same DAC system for the situation where the last stage of the interpolation lter increases the sampling frequency by inserting zeroes rather than holding the value. Hence, for tn; k = 1, e n will include harmonic distortion of dn 0 .
Considering that en = e n , e n , 1, it follows that the in-band harmonic distortion included in en is suppressed by 2 0 d B f o r e v ery decade of oversampling. In other words, for OSR=10 and a 0.1 relative matching of C 11 and C 12 , the worst-case in-band THD performance will be in the order of ,85 dB, rather than just ,65 dB.
As always for mismatch-shaping systems, it is preferable if the power of e n is equally distributed over all frequencies i.e. that e n is white noise, rather than concentrated at discrete frequencies. Because the rst sample of each pair of samples in Eqn. 7 may be D A converted using either C 11 or C 12 as the driving capacitor as long as the capacitors are interchanged in the D A conversion of the other sample, e n need not be a tonal signal. Tonality can be perfectly prevented by randomly choosing which capacitor to use rst. This mode of operation can be described as tn; k = randomf,1; 1g for n even ,tn , 1; k for n odd
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Although it is not a requirement, the simplest implementation is of course to let tn; k be independent o f k, in which case only one random bit has to be generated for every other sample xn. A study will show that the random generator need not have v ery good stochastic properties.
3.2.2: Higher-order mismatch shaping
Usually it is not necessary, but if the relative matching of the two capacitors is poor, higher-order mismatch shaping may be an option worth pursuing.
To a c hieve second-order mismatch-shaping, the last interpolation stage should increase the sampling frequency by a factor three, and the goal is to make the error signal of the form 
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The simplest way to scale the errors is to scale the output yn in the analog domain. Because ampli cation cannot be implemented passively, the rst and the third sample of each sequence should instead be scaled by a factor 0.5, e.g. using a capacitive v oltage divider. This operation can be implemented in many w ays, the simplest is possibly to use the available analog hardware and make a small modi cation of the digital control signals The second entry line in Eqn. 13 is very important, because it assures the the scaling coe cient C12 C11+C12 ' 0:5 is time-invariant, and hence that capacitor mismatch will not cause nonlinearity, but only a negligible uncertainty of the transfer function by which the noise signal e n is shaped. The interpolation described by Eqn. 12 does not reject the spectral replica images of x 2 n 2 e ciently. However, as described in the next section, a simple modi cation of the system can provide almost arbitrarily good rejection of undesired spectral components, and hence this minor disadvantage is not a real limitation.
Clearly, arbitrary mismatch-shaping transfer functions can be obtained in a similar way.
4: Interpolation in the analog domain
A CT analog lter cf. Fig. 1 may b e used to suppress unwanted spectral replica images, but because this lter must honor the overall system performance, the hardware penalty m a y be significant.
Considering that the two-capacitor DAC including the required digital control circuitry is so simple that multiple replicas easily can be implemented on a very small chip area, it may actually be simpler to implement a discrete-time analog FIR lter as shown in Fig. 4 . It can be considered to be a generalization of Fig. 1 , where C 1 is separated in multiple capacitors a i C 1 which are charged individually in clock phases 1 and connected in parallel with C f in clock phases 2 . Each D AC and the corresponding capacitor a i C 1 in combination represent a two-capacitor DAC of the type shown in Fig. 2 .
The total capacitance C 1 = P i a i C 1 is determined mainly by the required thermal-noise performance. Because the power consumption largely is proportional to f a C 1 , i t m a y be understood that the implementation of the proposed FIR lter will have an only very small impact on the overall power consumption. The FIR lter's transfer function can be calculated as H FIR z = P i a i z 1,i , and good suppression of spectral replica images can be obtained by proper choice of the coe cients a i minor modi cations are required to implement negative coe cients.
In principle, it is possible to implement the overall digital interpolation lter as a simple zeroorder holding lter, but this will not be an optimal design, because the FIR lter then will have t o b e very long. On the other hand, designing the FIR lter with only one tap cf. Fig. 1 is not optimum either, because the holding characteristic of the interpolation lter's last stage will in general not provide su cient suppression of the spectral replica images centered around qf s n 2 . Thus, good designs will use DSP to allow the FIR lter to have a fairly wide transition band, such that it can be implemented with only say 2 10 taps. The use of an analog FIR lter is especially relevant when the D A converter is designed to be second-order mismatch-shaping, because in that case the last-stage interpolation provides only little suppression of the relevant spectral replica images.
To optimize the bandwidth power ratio, it is preferable if xn is not oversampled too much. However, to avoid the need for a CT analog lter, C f should be updated at a high frequency to minimize the step size in at. These con icting requirements can be ful lled simultaneously only if the analog reconstruction lter is designed as a multi-rate lter, i.e. by performing interpolation in the analog domain.
The analog FIR lter can be implemented as a multi-rate lter by connecting several say three DACs to each n o d e b e t ween the delay elements cf. Fig. 4 , and by controlling them with three sets of clock signal 1 ; 2 ; 1 0 ; 2 0 ; 1 00 ; 2 00 , which are skewed one third of a sampling period relative to each other. Once again, it should be understood that the total capacitance is the dominant factor for both the power consumption and the thermal-noise performance, and hence that the power consumption need not be a ected signi cantly by the implementation of the analog lter.
Notice that, if the interpolation is implemented mainly in the analog domain, xn may be oversampled too little to make use of mismatch-shaping DACs, in which case error-canceling DACs will have to be used instead.
Finally, notice that the bandwidth power ratio also can be improved by reducing the resolution of xn t o s a y 8 10 bits before the D A conversion. A m ulti-bit delta-sigma modulator is required for this purpose.
5: Simulation results
A second-order mismatch-shaping DAC system has been simulated. x 2 n 2 cf. Fig. 3 was assumed 4 times oversampled and was modeled as a sinusoid at the highest signal-band frequency. To facilitate second-order mismatch shaping, xn had to be oversampled three times higher, i.e. 12 times. The analog signal was ltered by a 5-tap FIR lter with the coe cients 0.12, 0.22, 0.32, 0.22, 0.12. The two plots to the left show the FFT in dB of yn the holding characteristic of the DT CT conversion is not included versus the frequency normalized with respect to the Nyquist frequency f s =2. The mismatch-shaping property is evident. Notice that the three-tone clusters are not idle tones, but spectral replica images of the signal band which includes a dc component. The third plot from the left shows the signalband SNDR in dBFS versus the highest signal-band frequency i.e. 1 OSR. A 100 dB SNDR is obtained at only 6 times oversampling, which indicates that rst-order mismatch shaping will be su cient for most purposes. The saturation at approx. ,135 dBFS is caused by the second-order capacitor-mismatch errors, which w ere neglected in the above discussion. The waveform of yn i s shown to the right, which indicates that a fairly simple analog lter will be su cient to smoothen the signal.
6: Conclusion
A l o w-power D A converter system based on pseudo-passive techniques has been proposed. The core of the system is a simple two-capacitor serial DAC, for which nonlinearity is prevented by using a novel mismatch-shaping technique. Unlike other mismatch-shaping techniques, the system is inherently stable, and idle tones are e ectively avoided.
Each input sample is D A converted P times, and the sequence of outputs is scaled in the analog domain. The signal and the corresponding error can be modeled as the output of two FIR lters of length P and with coe cients of the same magnitude the P scaling factors. The fundamental idea in the mismatch-shaping scheme exploits that the error's polarity can be altered, and hence that the polarity of the two FIR lters' coe cients need not be the same. In essence, the challenge is to design the two FIR lters, H pass z and H stop z, such that the frequency response of H pass z i s relatively at in the signal band, and such that H stop z suppresses signal-band spectral components. Short FIR lters with good properties of H stop z will in general be preferred, because the signal transfer function easily can be adjusted using other means.
The two-capacitor DAC's serial operation combined with the requirement for P conversions of each sample will potentially limit the bandwidth somewhat. To prevent this scenario, an analog interpolation technique has been proposed. The technique exploits the extreme simplicity of the proposed mismatch-shaping scheme, which facilitates a compact and modular implementation of the many required DACs.
The DAC system can be designed to have a very low dc power consumption, and simulations indicate that it can provide very high resolution at a low oversampling ratio. Hence it is very suitable for use in portable equipment.
